call questa sim commands from SystemVerilog test bench

删除回忆录丶 提交于 2020-01-05 03:43:15

问题


I want to call questa sim commands like add wave ,add list, write list from my SystemVerilog test bench

task add_files_to_list();
add wave -position insertpoint  sim:/top/clk

add list sim:/top/clk 

write list -window .main_pane.list.interior.cs.body /home/simulation/top/example.lst

endtask

but the above doesn't work when i do from system verilog, i have to do i manually from tool. is there any way to do it. or can i call a tcl script from my system verilog code.

Thanks


回答1:


 mti_fli::mti_Cmd("command")

See /examples/systemverilog/dpi/cpackages/test.sv



来源:https://stackoverflow.com/questions/37923405/call-questa-sim-commands-from-systemverilog-test-bench

易学教程内所有资源均来自网络或用户发布的内容,如有违反法律规定的内容欢迎反馈
该文章没有解决你所遇到的问题?点击提问,说说你的问题,让更多的人一起探讨吧!