Yosys instruction “sat -dump_cnf ”

感情迁移 提交于 2019-12-24 09:58:04

问题


I have a sample combinatorial circult in Verilog where I can follow the instruction to do logic synthesis and generate blif file.

However, what I need is to generate the CNF formula out of the circuit. Tools such as ABC only allows to generate from combinatorial miter (i.e., with 1 output).

I tried the yosys instruction "sat -dump_cnf FILE", and indeed I am able to generate a CNF file. However, I am not sure how to map variables in the CNF with I/Os in the circuit.

Have anyone studied the feature "sat -dump_cnf" from Yosys and can give me a pointer?

来源:https://stackoverflow.com/questions/46197853/yosys-instruction-sat-dump-cnf

标签
易学教程内所有资源均来自网络或用户发布的内容,如有违反法律规定的内容欢迎反馈
该文章没有解决你所遇到的问题?点击提问,说说你的问题,让更多的人一起探讨吧!