问题
Recently, Intel release haswell machines which support hardware transactional memory called transactional synchronization extension(TSX).
As Intel manual said, Speculative memory operations, write-set and read-set, are buffered in L1 cache and L2 cache each. (not exactly)
Then, Can I track transactional memory operations and get information like address, and values of read/write-set?
回答1:
You cannot. There is no (public) interface to the HTM hardware buffers.
回答2:
Read-Set and Write-Set are in CPU Cache, there is no address to access, You can't track, but you can clean the cache by code. For Example, you can give assignments to the array.
来源：https://stackoverflow.com/questions/30069432/haswell-transactional-memory-read-set-and-write-set-information