virtex | 易学教程

virtex

What is it called the threads on the FPGA (Xilinx Virtex 5/7), and how many number of its can be?

阅读更多关于 What is it called the threads on the FPGA (Xilinx Virtex 5/7), and how many number of its can be?

问题 What is it called the thread of execution on the FPGA (Xilinx Virtex 5/7), and how many number of its can be theoretically (minimum and maximum)? 回答1: FPGAs are reprogrammable circuits, and the components of those circuits are always running in parallel. The concept of threads from software development and multi-threaded processors do not apply to hardware design on an FPGA. If you define a "thread" as a unit of computation that can operate in parallel from other units, you could say an FPGA

Flip-Flop triggered on the edge of two signals

阅读更多关于 Flip-Flop triggered on the edge of two signals

I need a flip flop that reacts on the edges of two different signals. Something like this: if(rising_edge(sig1)) then bit <= '0'; elsif(rising_edge(sig2)) then bit <= '1'; end if; Does such a flip flop exist or is there some other technique i could use? I need this to be synthesizable on a Xilinx Virtex-5 FPGA. Thanks What I'd usually do in this case is to keep a delayed version of both the control signals and generate a pulse one clock wide at the rising edge of each signal. I'd then use these pulses to drive a tiny FSM to generate the 'bit' signal. Here's some VHDL below. -- -*-vhdl-*- --

订阅 virtex