Risc-V: What is the timing of a conditional branch to the next instruction?

Question

For example, take the following code, (assume branch is taken/not taken after MEM stage in a standard 5 stage pipeline).

    beq x1, x2, there
    no op
there: