My design will use an Zybo board FPGA with a SSM2603 Audio codec. Xilinx provide separate I2S transmitter and receiver cores, each of which generates an SCK bit clock signal.Can
