Casting wire vector to integer in verilog

Question

In an example like this

function module(
    input [3:0] in
    output out); 
    for(integer i = in; i < in+10; i