I would like to clarify a few questions regarding architectures containing coherent and non-coherent caches. As a specific example I\'ll be referring to the article describing I
