How to fix Verilog error “ [Synth 8-27] use of clock signal in expression not supported ”?

Question

I am trying to make a module holding the state of request in crossbar. I want to make the status of request change when some events happen. But I can\'t run simulation because o