Consider adding a register-memory addressing mode for source operands of ALU instructions to a load-store machine. The idea is to replace sequences of
LOAD R1, 0(Rb
