In the receiver side of the physical layer\'s logic block, the local clock is accurate to +/- 300 ppm. Can anyone explain about this in details please?!
