aarch64 worrying about memory barriers

Question

I\'ve been trying to understand memory load/store ordering on aarch64, and I\'ve been wondering whether memory barrier is necessary in this kind of code:

ldr x0,