Linux version: 4.19 Platform: Xilinx Ultrascale+ Zynq
In the Xilinx programmable logic I\'ve created a memory mapped device. I\'m using uio_pdrv_genirq as my device
