Desinging a content addressable memory (cam) in verilog

Question

currently learning verilog and what I\'m trying to do is designing a content addressable memory (cam) in the following ways:

1. Fully parallel
2. Bit serial - Wo