Inconsistency of Igor Ostrovsky's Example 2 in his blog “Gallery of Processor Cache Effects” for Apple M1 Silicon CPU

Question

I replicated the Example 2 mentioned in the Igor Ostrovsky\'s blog "Gallery of Processor Cache Effects" using a minimal reproducible example (MRE) as