How does JK flip flop results in toggle state?

Question

My Verilog code for JK Latch from SR Latch:

module JK_Latch(input S, R, en, reset,
         output Q, Qbar);

wire sbar, rbar, qn, qnbar;

nand(sbar, S, en, Qbar)