I received error: Error (12061): Can\'t synthesize current design -- Top partition does not contain any logic. I am trying to test a verilog module in system verilog. Can anyone