Setting TimeScale into seconds in Verilog

Question

In simulation settings I set time to 50.

Timescale 1s/1s set

and clock set #50

forever #50 clock_in = ~clock_in;

but in simulation t