System Verilog conditional operator for a 4 display LED

后端 未结 0 1271
轻奢々
轻奢々 2021-01-25 11:31

I\'m trying to concatenate 2 output and use a conditional operator

my code below:

    assign {en, led}
              = x == 2\'b00 ? {4\'b1000, 7\'h06} :           


        
相关标签:
回答
  • 消灭零回复
提交回复
热议问题