Verilog loop in Implementation

Question

I want to Implement a 32 bits adder/subtractor and for making Implementation easier I want to use some sort of loop. I\'m an absolute newbie in Verilog. can I do such a thing as