VHDL : Internal signals are undefined even when defined in the architecture declaration section

Question

So I\'ve been working on some homework for my VHDL course and I can\'t seem to understand this problem. The point here is to create the adder/subtractor of an ALU that works bot