Why are “if..else” statements not encouraged within systemverilog assertion property?

Question

I am writing an assertion check for the following structure

Basically, I want to check that output is equal to d1 when select signal is 0 and output is equal to d2 when s