newbie verilog question - assignment one item from two?

Question

I\'ve been studying Verilog for a while and recently came across a kind of statement that I do not understand. Here is an example:

reg s_axis_data_tready_reg = 1\'b0, s_a