$fgets SystemVerilog function doesn't read from stdin

Question

In the following testbench

module for_loop;

    int c; 
  
  initial begin
    $display("Write Here!");
    c = $fgetc(\'h8000_0000);
    $display(c);