I am trying to create FIFO in VHDL, 16 word depth and 4 bit width, I\'m able to write in fifo but out is undefined. Kindly help me in this. It seems like programm is not enterin