How to write verilog code for this functional diagram

Question

[Synchronous Counter]

it is bcd counter when i try to call main module it says ff is grouded..can someone write coding with clk as input [1]: https://i.stack.imgur.com/9H