VHDL, FPGA, VERILOG

Question

enter image description hereHello there, im here about temptation FIR Filter the problem ist the outports are with undefined enter image description hereat the testbench