Non-temporal store to bypass L1/L2 but cache in L3 to be read by another core

Question

On x86-64 we have movntdq for "non temporal" (uncached) stores directly to main memory. And we have prefetcht2 to prefetch into to L3 but not L1/L2.

But ca