Vivado Entirely Eliminating Design During Synthesis - Possibly Constraints Issue

Question

I\'ve written some VHDL for a device that normalises random pulses with a low duty cycle and spits them out of serial.

The elaborated design looks fine. However, for