Carry in a VHDL IF Statement Addition

Question

Just throwing this out there for VHDL gurus...

Suppose I have as declarations...

signal a: std_logic_vector(15 downto 0);

signal b: std_logic_vector(3