Using `define inside Case statement in verilog not working

Question

I am trying to use a define inside a verilog case statement for my design but the edaplayground compiler throws the following error for all the lines wherever the