How to write consecutive case statements in verilog

Question

I got an assignment to make a 4-bit booth multiplier with unsigned inputs in verilog. I\'ve only used verilog a few times before this, so I\'m not too familiar in writing ca