Verilog parameters with parametric width

Question

It isn\'t hard to agree that parametrized module design is a good practice and data width is a good starting point.

I have been defining constants 0 and 1 of required