Intel x86: Why is [0, 32] vector number allowed on INTR pin?

Question

From Intel Manual Volume 3a, Chapter 5.3.2 Maskable Hardware Interrupts, it says that Maskable hardware interrupts that can be delivered through INTR pin in