How to count in system verilog?

Question

In System Verilog I have multiple States in which some states are being used twice, how could I know if it\'s my first time passing by this state or that it\'s second time?<