Can someone please take a look at and tell me what\'s wrong with my question that I don\'t get any comments or answers?
SystemVerilog has wrong sequence of code?
