SystemVerilog has wrong sequence of code?

Question

In my system verilog code I wrote:

 // State transitions
 always_comb
 begin
    case (current)
        SW2_REP: begin
            casex (mani)