In VHDL, how to print current hierachy path for the current entity/architecture?

Question

Here\'s what I can do in Verilog:

module xyz();
    initial begin
        $display("%m <= current module path");
    end
endmodule