RiscV CPU DataPath Diagram, how to edit it?

Question

Continuing my first question Why we need mux in RiscV CPU?

I have faced some problems translating one conditional transition from stage to another.

In this ima