why do i need wait after assert in VHDL?

Question

I\'ve started learning VHDL, and on EdaPlayground there\'s always a wait; after assert(cond); in the testing file.

Could you please explain