SystemVerilog how to multiply by number?

Question

In my ALU I have:

 // The ALU
 logic [31:0] alu_result;
 always_comb
     case (alusel)
         ALU_ADD: alu_result = alu_a + alu_b;
         ALU_SUB: alu_re