I need to implement a 5-stage pipeline in MIPS. I am confused whether choosing Verilog or VHDL. I don\'t know what to chose and why. If anyone can guide me?
