VHDL counter(10- bit)

后端 未结 0 1211
醉酒成梦
醉酒成梦 2021-01-15 12:07

Iam complete newbie in vhdl.I tried to code a 10 bit counter.control signals are load and reset.I want my output like the clock frequency should be 10MHz..reset should be 1

相关标签:
回答
  • 消灭零回复
提交回复
热议问题