Error occurred within 'ARCHITECTURE' When trying to compile VHDL code

前端 未结 0 1205
难免孤独
难免孤独 2021-01-15 01:24

I am trying to write code for a state machine with 3 states (+a forth initial state that is nver reached after the it is left, which is in the second clock pulse). The state

相关标签:
回答
  • 消灭零回复
提交回复
热议问题