Inferring latch for variable in Verilog/SystemVerilog with FOR loop

Question

I have an inferred latch problem after synthesis when I designed a simple dual port RAM block. Due to large code size, I have just embedded this always block code a