Verilog changing the size of right hand side

Question

I have a basic module as follows to demonstrate something.

module tb();

reg [2:0] U;
reg [2:0] T;
reg [2:0] C;
reg E;

initial begin

    U = 5;
    T = 3;