How can i reduce number of ALMs in my VHDL design?

Question

I\'m trying to implement an alarm module for the digital clock in VHDL. I have written architecture for it, but when I run Compilation I get too many ALMs (around 2000), whi