VHDL initial value is reset

前端 未结 0 1551
梦谈多话
梦谈多话 2021-01-13 23:53

Declared initial value of signal is reset to 0 when a process is added (to my understanding that process shouldn\'t affect it).

Signal declaration:



        
相关标签:
回答
  • 消灭零回复
提交回复
热议问题