library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.NUMERIC_STD.ALL; entity VM is port ( clk,reset,P1,P2,P3,sel: in std_logic; c1_op,c2_op,c3_op: out