Is there any way in SystemVerilog Assertions so that can we have timing delays defined in property as a variable?

Question

My Attempt:

parameter int delayV[5] = \'{1,2,3,4,5};
module seqChecker(input clk,input inFirst,input subS,input [31:0]index);
    property p1;
        @(posed